Elenco Understanding Logic Gates and Circuits Manuel d'utilisateur télécharger pdf (Page 22)

Project 13: Gated D Latch

 Stays the same when E=0

 Reset to 0 when D=0 & E=1

 Set to 1 when D=1 & E=1

E D Output (Q) Output (Q)

0 0 or 1 Hold State Hold State

1 0 0 1

1 1 1 0

The Gated D Latch exploits the fact that the active input combinations on an S-R Latch

(S=1, R=0 and S=0, R=1) produce opposite outputs. Thus, the Gated D Latch can be thought of

as a single input Gated S-R Latch. Gated D Latches can be used as Input/Output (I/O) ports.

1 2 ... 17 18 19 20 21 22 23 24 25 26 27 ... 41 42

Pas de commentaire

Elenco Understanding Logic Gates and Circuits Manuel d'utilisateur Page 22